UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/786,807	02/25/2004	Hui-Mei Chen	085027-0106	3341
	7590 04/01/201 II & Emery LLP	EXAMINER		
600 13th Street,	NW	AU, BAC H		
Washington, DC 20005-3096			ART UNIT	PAPER NUMBER
			2822	
			NOTIFICATION DATE	DELIVERY MODE
			04/01/2011	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

mweipdocket@mwe.com SIP_Docket@mwe.com

	Application No.	Applicant(s)	
	10/786,807	CHEN ET AL.	
Office Action Summary	Examiner	Art Unit	
	BAC H. AU	2822	
The MAILING DATE of this communication ap Period for Reply	ppears on the cover sheet w	rith the correspondence add	Iress
A SHORTENED STATUTORY PERIOD FOR REP WHICHEVER IS LONGER, FROM THE MAILING I - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory perior. - Failure to reply within the set or extended period for reply will, by statu. Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNI .136(a). In no event, however, may a d will apply and will expire SIX (6) MO tte, cause the application to become A	CATION. reply be timely filed NTHS from the mailing date of this con BANDONED (35 U.S.C. § 133).	
Status			
 1) Responsive to communication(s) filed on <u>02</u> 2a) This action is FINAL. 2b) Th 3) Since this application is in condition for allow closed in accordance with the practice under 	is action is non-final. ance except for formal mat	•	merits is
Disposition of Claims			
4) ☐ Claim(s) 15,27,35-39 and 41 is/are pending i 4a) Of the above claim(s) is/are withdr 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 15,27,35-39 and 41 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and.	awn from consideration.		
Application Papers			
9) The specification is objected to by the Examir 10) The drawing(s) filed on is/are: a) according a continuous Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examiration is objected to by the Examiration is objected to by the Examiration is objected.	ccepted or b) objected to e drawing(s) be held in abeya ection is required if the drawing	nce. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFF	` '
Priority under 35 U.S.C. § 119			
a) All b) Some * c) None of: 1. Certified copies of the priority documer 2. Certified copies of the priority documer 3. Copies of the certified copies of the pri application from the International Bure * See the attached detailed Office action for a list	nts have been received. nts have been received in A fority documents have beer au (PCT Rule 17.2(a)).	Application No n received in this National S	Stage
Attachment(s) 1) Notice of References Cited (PTO-892)		Summary (PTO-413)	
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date <u>2 February 2011</u>. 		(s)/Mail Date Informal Patent Application 	

Application/Control Number: 10/786,807 Page 2

Art Unit: 2822

DETAILED ACTION

Response to Amendment

1. Applicant's amendment dated February 2, 2011, in which claims 15, 27, and 37 were amended, has been entered.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claim 15 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kajiwara (U.S. Pub. 2003/0127747) in view of Hikita (U.S. Pub. 2003/0146518).

Regarding claim 15, Kajiwara [Fig.1] discloses a method for fabricating a circuit component, comprising:

providing a semiconductor wafer [1], a metal pad [4] over said semiconductor wafer, wherein said metal pad has a sidewall and a top surface with a first region and a second region between said first region and said sidewall, and a passivation layer [5] on said second region and over said semiconductor wafer, wherein an opening in said passivation layer is over said metal pad and first region, and said first region is at a bottom of said opening;

providing an exposed metallization structure [7] over said semiconductor wafer, over said passivation layer and on said first region, wherein said exposed metallization

structure is connected to said first region through said opening, wherein said exposed metallization structure comprises a metal bump configured for a package interconnect [Kajiwara, in Figs.1,6,7, discloses metallization structures [7, 103, and 123/124] that are in the opening of the passivation layer [5,102], over the passivation layer 122, and directly on the passivation layer 122]; and

after said providing said exposed metallization structure, performing a sputter etching process with an argon gas [Para.39].

Kajiwara fails to explicitly disclose wherein said metal bump has a substantially vertical exposed sidewall extending from a bottom of said metal bump to a substantially planar exposed top surface of said metal bump. However, Hikita [Fig.1] discloses a method for fabricating a circuit component wherein said metal bump [3] has a substantially vertical exposed sidewall extending from a bottom of said metal bump to a substantially planar exposed top surface of said metal bump. Hikita discloses and makes obvious the suitable alternatives of various shapes of metal bumps. Because both references teach methods of forming metal bumps for external electrical connection in a semiconductor device, it would have been obvious to one skilled in the art to substitute one method for the other to achieve the predictable results of having the suitable bump design for the required device manufacturing process.

Claim 35 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kajiwara (U.S. Pub. 2003/0127747) in view of Hikita (U.S. Pub. 2003/0146518), as applied to claim 15, and further in view of Dass (U.S. Pat. 6162652).

Art Unit: 2822

Regarding claim 35, Kajiwara discloses performing said sputter etching process, but fails to disclose wherein after said performing said sputter etching process, further comprising having a testing probe contact said metal bump. However, Dass [Fig.17] discloses wherein a method for fabricating a circuit component further comprising contacting said metal bump [150] with a testing probe [160]. It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the teachings of Dass into the method of Kajiwara to include wherein a method for fabricating a circuit component further comprising contacting said metal bump with a testing probe. The ordinary artisan would have been motivated to modify Kajiwara in the manner set forth above for at least the purpose of performing in-process testing of the separate component before proceeding with subsequent packaging steps to avoid additional costs in the event the component is rejected [Dass; col.1 lines 11-25].

3. Claims 27 and 37-38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kajiwara (U.S. Pub. 2003/0127747) in view of Fan (U.S. Pat. 6956292) and Hikita (U.S. Pub. 2003/0146518).

Regarding claims 27 and 37-38, Kajiwara [Fig.1] discloses a method for fabricating a circuit component, comprising:

providing a semiconductor wafer [1], a metal pad [4] over said semiconductor wafer, wherein said metal pad has a sidewall and a top surface with a first region and a second region between said first region and said sidewall, and a passivation layer [5]

Art Unit: 2822

over said semiconductor wafer and on said second region, wherein an opening in said passivation layer is over said first region, and said first region is at a bottom of said opening;

providing an exposed metallization structure [7] over said semiconductor wafer, over said passivation layer; directly on said passivation layer; and on said first region, wherein said exposed metallization structure is connected to said first region through said opening, wherein said exposed metallization structure comprises a metal bump configured for a package interconnect [Kajiwara, in Figs.1,6,7, discloses metallization structures [7, 103, and 123/124] that are in the opening of the passivation layer [5,102], over the passivation layer 122, and directly on the passivation layer 122].

Kajiwara discloses after said providing said exposed metallization structure, performing a sputter etching process with an argon gas [Para.39]. Kajiwara fails to explicitly disclose performing an ion milling process with an argon gas; with an inert gas. However, Fan [Col.5 lines 12-14] discloses performing an ion milling process with an argon gas; with an inert gas. Fan discloses and makes obvious that sputter etching and ion milling are suitable alternative processes. Because both references teach methods of cleaning of metal surfaces with ions, it would have been obvious to one skilled in the art to substitute one method for the other to achieve the predictable results of having an effective method of cleaning metal surfaces, particularly metal bumps.

Art Unit: 2822

Kajiwara fails to explicitly disclose wherein said metal bump has a substantially vertical exposed sidewall extending from a bottom of said metal bump to a substantially planar exposed top surface of said metal bump. However, Hikita [Fig.1] discloses a method for fabricating a circuit component wherein said metal bump [3] has a substantially vertical exposed sidewall extending from a bottom of said metal bump to a substantially planar exposed top surface of said metal bump. Hikita discloses and makes obvious the suitable alternatives of various shapes of metal bumps. Because both references teach methods of forming metal bumps for external electrical connection in a semiconductor device, it would have been obvious to one skilled in the art to substitute one method for the other to achieve the predictable results of having the suitable bump design for the required device manufacturing process.

Claims 36 and 41 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kajiwara (U.S. Pub. 2003/0127747) in view of Fan (U.S. Pat. 6956292) and Hikita (U.S. Pub. 2003/0146518), as applied to claims 27 and 37 above, and further in view of Dass (U.S. Pat. 6162652).

Regarding claims 36 and 41, the limitations of the claims were already addressed above in the treatment of claim 35.

Claim 39 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kajiwara (U.S. Pub. 2003/0127747) in view of Fan (U.S. Pat. 6956292) and Hikita (U.S. Pub.

2003/0146518), as applied to claim 37 above, and further in view of Zhang (U.S. Pat. 6104461).

Regarding claim 39, Kajiwara and Fan disclose wherein said inert gas comprises an argon gas, but fails to disclose a helium gas. However, Zhang [Col.10 lines 63-65] discloses wherein said inert gas comprises a helium gas. Zhang makes it obvious that ion milling can be done with either argon or helium, which can be used as suitable alternatives in the ion milling process. Because all three references teach methods of sputtering or ion milling with an inert gas, it would have been obvious to one skilled in the art to substitute one method for the other to achieve the predictable results of having an effective method of etching or cleaning metal surfaces.

Response to Arguments

4. Applicant's arguments with respect to the claims have been considered but are moot in view of the new ground(s) of rejection. Based on the amendments to the claims, Broz is not currently cited in the rejection.

Overall, Applicant's arguments are not persuasive. The claims stand rejected and the Action is made Final.

Conclusion

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP

§ 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Bac H. Au whose telephone number is 571-272-8795. The examiner can normally be reached on Mon-Fri 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra Smith can be reached on 571-272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/786,807 Page 9

Art Unit: 2822

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Bac H Au/ Examiner, Art Unit 2822

/Kevin M. Picardat/ Primary Examiner, Art Unit 2822